INFORMATION DISCLOSURE CITATION

Atty. Docket No.	04329.2343-02	Div. of Appln. No.	10/200,445 / 08/0837
Applicant	Atsushi YAGISHITA et al.		,
Filing Date	Herewith	Prior Group:	2823

U.S. PATENT DOCUMENTS						
Examiner Initial*	Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate
1)/h	4,996,574	02/1991	Shirasaki			
VM	6,165,828	09/1998	Forbes et al.			—— <u>———————————————————————————————————</u>
DM	6,177,299 B1	01/1998	Hsu et al.			
					-	

		FOREIGN PATI	ENT DOCUMENT	s		
	Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No
DM	10-242477	09/1998	Japan		-	
W/N	09162302 A	06/1997	Japan			
JM.	03205869 A	09/1991	Japan			
M	CN 1186346A	07/1998	People's Republic of China	-		
DM	05343687A	12/1993	Japan			

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)
DM	Assaderaghi, F., "Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI," IEEE Trans. Electron Devices, Vol. 44, pp. 414-422, March 1997
OM	Wong et al., "A 1V CMOS Digital Circuits With Double-Gate-Driven MOSFET," IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS February 1997, pp. 292, 293, and 473

L				
Examiner		Date Considered 2 1 0 6		
*Examiner:	Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			
Form PTO 14	149	Patent and Trademark Office - U.S. Department of Commerce		